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parallel converter so that it is straitght forward to make it a comprising 8 stages and their timing diagram are shown in OCR Output
Basic structure of the TMC can be considered as a serial—to A simplified schematic of an asymmetric ring oscillator
ATLAS muon high-precision tracker. signals.
drift chamber readout and is proposed for the readout of which generates an equally spaced even number of timing
The TMC is adopted in DO and PHENIX experiments for those signals we developed an asymmetric ring oscillator
resolution of 250 ps RMS [7]. (especially in 2's power) is desirable for the TMC. To obtain
improved in a new chip (TMC—TEG3) and attained time can be obtained. However, an even number of timing signals
around time, the time resolution and stability have also been number of inverter stages; an odd number of timing signals
oscillator. Besides the expected reduction of cost and the turn TMC—TEG3 chip. A ring oscillator normally comprises an odd
spaced timing signals, we invented an asymmetric ring A new asymmetric ring oscillator was developed for the
loop (PLL) circuit. To obtain an even number of equally CMOS gate-array technology.
developed a new time digitizing circuit with a phase locked cost and high-density. The chip was fabricated in a 0.5 um
not tribual due to the difference in the technologies; we thus buffer of 3 ps, deadtime-less readout, dual—edge detection, low
The direct conversion of the TMC circuit to a gate—a1·ray is muon detector; precise timing resolution of 250 ps, level—l
structure of transistors. This chip already fulfills most requirements for the ATLAS
radiation—hardened process due to the uniform physical The TMC-TEG3 chip (Fig. 1) was developed in 1994 [4].
addition, the gate-array structure is more adequate for a
reduce development cost and turn—around time further. In A. TEG3 Chip
basic requirements, we proceeded to a gate array technology to
kind [4,5,6]. Although the TMCIOO4 fulfills most of our
several groups are also developing TDC chips of the same II. TMC DEVELOPMENTS
channels of l usec buffer. After our success of the chip,
(TMCIOO4) attained 520 ps RMS timing resolution and has 4
[2,3] by using a Delay Locked Loop (DLL) circuit. The chip serial converter.
At first, we developed a full—custom CMOS TDC chip development, and describe first test results of the parallel-to
conventional CMOS LSI. In this paper, we present status of the TMC chip
delay element of around l ns is easily available in is greatly increased.
variable delay element [1], it is realized that high precision trigger chip, number of trigger signals handled in a single chip
system. Since our first idea to use an internal gate as a parallel/serial converter is implemented within a custom
electronics for timing adjustment in trigger and readout signal is limited by pin counts of the package. If a simple
severe conditions require high precision delay elements in LSI, usable number of gates is huge, but the number of input
and many events will occur in each crossing. These very include such circuit in a custom LSI. Furthermore, in a recent
In LHC experiments, beam crossing interval will be 25 ns application is commercially available, it is not so easy to
Although a high-speed serial interface chip for network
parallel-to-serial converter as well.I. INTRODUCTION
serial—to-parallel convener. Reversing the structure produces a
results of the parallel-to-serial converter are presented.
converter to solve a pin-count problem in trigger chip. The present status of the TMC and the first test
ATLAS experiment. With this delay element, we also build a simple high-speedparallel-to-serial
been adopted in several high-rate experiments and is proposed for the muon high-precision tracker of the
pipeline TDC chips for high-rate tracking detectors. The chip, named Time Memory Cell (TMC), has
Realizing such delay with a PLL technique, we have been developing low-power and high-density
A precision variable delay implemented in a LSI is one of the key elements in LHC experiments.
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mm by 6_4 mm OCR Output implemented in two complex PLD's.
Fig. 1 Photograph of the TMC-TEG3 chip, The dig size is 6_4 the DSP and from a VME bus. Most of the random logic is
stored in a dual port memory which can be accessed both from
common start and common stop mode. The acquired data are
i § tg@§¤vs¤¤»A.. 4 if module is shown in Fig. 5. The module works for both
chips (32 channels) and a DSP. A block diagram of the
the TMC—TEG3 chip. The module implements 8 TMC-TEG3
A 6U VME module (Fig. 4) has been developed [8] with
B. TMC-VME module6* ..,r -; =.-
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Clock frequency for the chip was 40 MHz.
Fig. 3 Time—resolution measurement of the TMC—TEG3.
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Package 0.5 mm lead pitch, 144-pin plastic QFP.
250
@40 MHz, l MHz input, 100 kHz readout.
Power Consumption | < 200 mW (Vdd=3.3V)
Double Pulse Reso. I S Clock Period
Encoding Scheme | (hit tag + 5 bit) x 2 (rise and fall) schematic, (b) timing diagram.
Phase Locked Loop | Response time : ~ 4 usec. VGN is a delay control signal from a PLL circuit. (a) A circuit
Master Gate Size | 66k Master where 32k gates were used. Fig. 2 An 8-bit example of the asymmetric ring oscillator.
Input Channels | 4 ch (single ended or differential).
Time Range | 2.56 ps ~ 12.8 us (clock period x 128).
ted Non-linearity | < 0.1 LSB
Differentialllntegra
Time Resolution | 250 ps rms @40 MHz.
Digitization Step | 0.6 ~ 3.1 ns/bit (= clock period / 32).
differential : AV > 50 mV (Vc = 2 i· 0.6 V).
single ended : CMOS level, or
System clock | 50 ~ 10 MHz (12.5 ~ 2.5 MHz z x4 mode).
B ;]\ nTechnology | 0.5 pm CMOS Sea-of-Gates (TCl80G).
Table l. Characteristics of the TMC-TEG3 chi
we we na we we wem_4 T r*——{"”—’ ly; llb)The characteristics of the TEG3 chip are summarized in Table.
indicating that the inherent error of the chip is about 100 ps.
ven781 ps, the quantization error is 226 ps ( = 781 ps / V12 ),
The RMS value of the data is 249 i 6 ps. Since one LSB is
Fig, 3 shows a timing resolution of the TMC—TEG3 chip. IE AHC B HE CHE DME E r|EFlr|E GHEHlatchcd at thc timing cqually spaced by T/8 (T/32).
all; dli dll di dll df} I :¤E dA through H. With thcsc timing signals, an input signal is
implcmcnts 32 stages. Timing signals arc cxtractcd from node
(alFigs. 2-(a) and 2-(b), rcspcctivcly. Thc prcscnt TMC chip

RG—l74/U cable. Clock frequency was 20 MHz. OCR Outputcorresponds to 220 Mbps. The rise and fall time of the signal
Fig. 8. Serial output wave form measured at I0 m point of themeasurement. Since ll bits were sent out in a cycle, this
I74/U cable. Clock frequency of 20 MHz was used in this 1.00VQ M§.00ns Chi f 1.66V
Fig. 8 shows a wave form measured after a IO m-long RG
high-speed type) available.
we were using, we used most powerful output driver (24 mA,
Since there is no 500 driver in the gate-array library which
provided a separate synchronizing signal in this test.
cycle. For synchronization between P—to—S and S-to—P, we
‘(parity) bits are included, thus in total ll bits are sent out in a
change on one). Along with the data, a start bit and two stop
.... E .... I .... .... .... .... .... i...,.., .... ,
"l" and not change at the data of "0" (N RZI: non return to zero
exclusive OR's. The serial output will change at the data of
time interval, and outputs of the flip—flop are connected to ; w { _;7_‘, l3 .1- .2erig. .. E. ...,, ,,. .... ...,. .,. . ,,.. ,.
A parallel data is latched in flip-fIop's sequentially at a fixed
serial converter are shown in Fig. 7—(a) and 7—(b) respectively.
The schematic and the output wave form of the parallel-to
elements used in the TMC circuit.
parallel-to-serial converter (P-to-S) by using the same delay
to-parallel converter (S—to-P), we have built a test circuit of a
Tek Sto : 10.0GS/s ET _4497 AcqsSince the TMC circuit can be regarded as a kind of serial
of the interconnection and boundary overlap are reduced.
processed in a chip can be greatly increased. Thus the problem
coincidence logic in the same chip, number of channels converter. (b) Serial output wave form.
problem. If we can implement a serial interface and the Fig. 7. (a) Simplified schematic of the parallel-to—serial
serial interface chips, but this does not solve the pin counts
icyeeNumber of cables can be reduced by using commercial
interconnections between trigger chips are necessary.
the detector part covered by a trigger chip is limited and many gsi? il é Ia chip is limited by available pin counts of the package. Thus
(bl Sian oo oi o2 oa D4 os be D1 S‘°¤ $*°¤logic is relatively simple but the number of signals handled in
20-40MHz crock.: PL'logic is required to generate a trigger signal. Each coincidence
In an ATLAS muon trigger, a large number of coincidence
HI. SERIAL INTERFACE
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data are read out and transferred to the readout FIFO. 04 | |os ID0 los |¤1 ID7 |o2 | oa
FIFO stores the corresponding event position from where the
the requirement of the PHENIX experiment, and the trigger
chip can accept up to 5 consecutive trigger signals which is
Serial •Outthe double pulse resolution is reduced to less than 14 ns. The
(al
There are two encoders and each encoder covers 16 bit. Thus
dual port memory is increased from 128 of the TEG3 to 256.
related sequencers besides the TMC circuit. The depth of the
This chip includes a trigger FIFO, readout FIFO's and
channels).
collection and so on.and contains 2 channels of circuit (production chip will have 4
differential signal, clock synchronization method, errorTEG5 chip is a prototype chip for the PHENIX experiment
There are still many items to be optimized; use of aadded. The block diagram of the chip is shown in Fig. 6. The
variation of delay time between bits was observed.functions which are rcquircd in high—ratc cxpcrimcnts were
circuit layout was done automatically and not optimized, someOCR OutputIn thc latest version of thc TMC chip (TMC—TEG5), more
2.7V while the power supply voltage was 3.3 V. Since the
see eye patterns clearly. High level output voltage reached
was still less than 2 ns after the I0 m long cable, and we can
5 _ OCR Output
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run at LHC clock frequency of 40 MHz.
for developing a serial interface for a trigger chip which will
the signal after 10 m—long cable. This result is very promising
succeeded to measure up to 220 Mbps serial transmission of
We also tested a new parallel-to-serial converter, and
level bufferring.
recent chip includes data handling functions for the second
high—precision tracker. In addition to the TDC functions, the
high—rate experiments and proposed for the ATLAS muon
converter chip (TMC) and its module. The TMC is used in
Wc have bccn developing a high-precision Time-t0-Digital

